2017-02-22 18:00:49 +01:00
|
|
|
OUTPUT_FORMAT("elf32-littlearm", "elf32-bigarm", "elf32-littlearm")
|
|
|
|
OUTPUT_ARCH(arm)
|
2016-02-13 17:29:56 +01:00
|
|
|
ENTRY(_start)
|
2017-02-22 18:00:49 +01:00
|
|
|
|
2019-05-26 12:47:58 -03:00
|
|
|
MEMORY
|
|
|
|
{
|
|
|
|
AHBWRAM (RWX) : ORIGIN = 0x08006000, LENGTH = 512K
|
|
|
|
VECTORS (RX) : ORIGIN = 0x08000000, LENGTH = 64
|
|
|
|
}
|
|
|
|
|
2016-02-13 17:29:56 +01:00
|
|
|
SECTIONS
|
|
|
|
{
|
2019-05-26 12:47:58 -03:00
|
|
|
.vectors : ALIGN(4) {
|
|
|
|
__vectors_lma = LOADADDR(.vectors);
|
|
|
|
__vectors_vma = ABSOLUTE(.);
|
|
|
|
KEEP(*(.vectors));
|
|
|
|
. = ALIGN(4);
|
|
|
|
__vectors_len = ABSOLUTE(.) - __vectors_vma;
|
|
|
|
} >VECTORS AT>AHBWRAM
|
|
|
|
|
|
|
|
.text : ALIGN(4) {
|
|
|
|
__text_s = ABSOLUTE(.);
|
|
|
|
*(.text.start);
|
|
|
|
*(.text*);
|
|
|
|
. = ALIGN(4);
|
|
|
|
__text_e = ABSOLUTE(.);
|
|
|
|
} >AHBWRAM
|
|
|
|
|
|
|
|
.rodata : ALIGN(4) {
|
|
|
|
*(.rodata*);
|
|
|
|
. = ALIGN(4);
|
|
|
|
} >AHBWRAM
|
2017-02-22 18:00:49 +01:00
|
|
|
|
2019-05-26 12:47:58 -03:00
|
|
|
.data : ALIGN(4) {
|
|
|
|
*(.data*);
|
|
|
|
. = ALIGN(4);
|
|
|
|
} >AHBWRAM
|
2017-02-22 18:00:49 +01:00
|
|
|
|
2019-05-26 12:47:58 -03:00
|
|
|
.bss : ALIGN(4) {
|
|
|
|
__bss_start = .;
|
|
|
|
*(.bss*);
|
|
|
|
. = ALIGN(4);
|
|
|
|
__bss_end = .;
|
|
|
|
} >AHBWRAM
|
2017-02-23 14:33:09 +01:00
|
|
|
|
2016-04-11 01:57:41 +02:00
|
|
|
__end__ = ABSOLUTE(.);
|
2017-02-22 18:00:49 +01:00
|
|
|
}
|